Page 1 of 1

| Form PTO-1449 Information Disclosure Citation | | | | | Attorney Docket | Application | Application No. 10/723, 472 Examiner WAMSCEY Group Art Unit 319 | | |
|--|--|---|----------------------|--|--|-------------------|---|------------------|--|
| | | | | | TI-35189 | 10/ | | | |
| | | | | | Applicant | Examiner | | | |
| | | | | | Feng CHEN | WH | | | |
| | | | | | Application Filing Date | Group Art | | | |
| | | | | | November 26, 2003 | | | | |
| U.S. Patent Documents | | | | | | | | | |
| Examiner Initials | Cite | Patent Number | Datè | | Name | Class | Sub- Class | Filing Date | |
| | Α | | | | | | | | |
| | В | | | | | | | | |
| | С | | | | | | | | |
| | D | | | | | | | | |
| | E | | | | | | | | |
| Foreign Patent Documents | | | | | | | | | |
| Examiner Initials | Cite | Document Number | Date | Country | Name | Class | Sub- Class | Trans- lation | |
| | F | | | | | | | Yes No | |
| | G | | | | | | | Yes No | |
| | Н | | | | | | | Yes No | |
| Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) | | | | | | | | | |
| 2/1 | Γ. | J. Fattaruso, S. Kiriaki, M. de Wit, and G. Warwar, "Self-Calibration Techniques for a Second-Order Multibit Sigma-Delta Modulator," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 28, No. 12, pp. 1216-1223, December 1993. | | | | | | | |
| OW | 1 | | | | | | | | |
| | | | | | | | | | |
| | _ | F. Chen and B. Leung, "A High Resolution Multibit Sigma-Delta Modulator with Individual | | | | | | | |
| | J | Level Averaging," 1994 Symposium on VLSI Circuits Digest of Technical Papers, | | | | | | | |
| | pp. 101-102, 1994. | | | | | | | | |
| | K | R. Baird and T. Fiez, "Linearity Enhancement of Multibit Delta Sigma A/D and D/A Converters Using Data Weighted Averaging," IEEE Transactions on Circuits and System—II: | | | | | | | |
| | | Analog and Digital Signal Processing, Vol. 42, No. 12, pp. 753-762, December 1995. | | | | | | | |
| | I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao and S. Chan, "A 90 d | | | | | | | | |
| 4 | L | SNR, 2.5 MHz Output Rate ADC using Cascaded Multibit Delta Sigma Modulation at 8x | | | | | | | |
| 1 | | Oversampling Ratio," 2000 IEEE International Solid-State Circuits Conference (ISSCC), | | | | | | | |
| (WA 20.3) (2000). Examiner Signature | | | | | | | | | |
| But out Warms | | | | | | | | | |
| EXAMINER conforman | R: Initia | al if reference considered. Incli | red, whether of this | or not citation is in is form with next c | conformance with MPEP § 609. Dra ommunication to Applicant. | w line through ci | tation if not | in | |